

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/749,734	12/30/2003	Yibin Ye	110350-134110	9041	
31817	7590 05/04/2005		EXAM	EXAMINER	
	, WILLIAMSON & W	LE, THONG QUOC			
	ENTER, SUITES 1600-	1900	ART UNIT	DARER MILARER	
1211 S.W. FIFTH AVE.			ARTUNII	PAPER NUMBER	
PORTLAND,	OR 97204		2827		

DATE MAILED: 05/04/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

				H'H			
	• 4	Application No.	Applicant(s)				
Office Action Summary		10/749,734	YE, YIBIN				
		Examiner	Art Unit				
		Thong Q. Le	2827				
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the c	correspondence addres	SS			
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1: SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tin y within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this commu	inication.			
Status			•				
1)[도	Responsive to communication(s) filed on 3 18	5					
	•	action is non-final.					
3)□							
Disposit	ion of Claims						
5)□ 6)⊠ 7)□	Claim(s) 1-17 and 21-23 is/are pending in the application: 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1-17 and 21-23 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement.						
Applicat	ion Papers						
•	The specification is objected to by the Examine The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the	epted or b) ☐ objected to by the					
11)	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex						
Priority :	under 35 U.S.C. § 119						
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	ion No ed in this National Sta	ge ·			
•			•				
Attachmer	·	🗀					
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)	4)	ν (ΡΤΟ-413) ate				
3) Infor	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date		Patent Application (PTO-152	2)			

Application/Control Number: 10/749,734

Art Unit: 2827

DETAILED ACTION

Page 2

1. Amendment filed on 03/18/2005 has been entered.

2. Claims 1-17,21-23 are presented for examination.

Response to Arguments

3. Applicant's arguments with respect to claims 1-23 have been considered but are most in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 1-17,21-23 are rejected under 35 U.S.C. 102(b) as being anticiapted by Van der Wagt (U.S. Patent No. 5,953,249).

Regarding claim 1, Van der Wagt discloses a two-transistor DRAM cell (Fires 2a-2c) comprising:

a NMOS device with a first gate (Figure 2a-2d); and

a PMOS device with a second gate (Figures 2a-2d), the PMOS device -coupled to the NMOS device; and

a storage node (SN) coupled to at least one of the first and the second gates.

Regarding claim 2, Van der Wagt discloses wherein a the storage node is defined between the PMOS device and the NMOS device (Figure 2 SN), the storage

Application/Control Number: 10/749,734

Art Unit: 2827

node having a voltage that converges to Vhigh, where Vhigh is greater than Vcc/2 (Figure 5), and further comprising: an n-channel (NMOS) device (Figure 3, 22) coupled between the read bit line (Figures 3-4, BL) and the read word line (READ WL); and a p-channel (PMOS) device (Figure 3, 20) coupled to the NMOS device so as to define a storage node therebetween.

Regarding claims 4, 11, 21, Van der Wagt discloses a DRAM cell (Figure 4) comprising:

```
a read bit line (BL);

a write bit line (BL);

a read word line (READ WL);
```

a write word line (WRITE WL);

an n-channel (NMOS) device (22) coupled between the read bit line and the read word line; and

a p-channel (PMOS) device (20) coupled to the NMOS device so as to define a storage node (SN) therebetween.

Regarding claims 5-10, 12-17,22-23, Van der Wagt discloses the PMOS device (Figure 3, 20) is coupled between the write bit line and a gate region of the NMOS device (Figures 2a-2d, 3-4), and PMOS device comprises a gate region coupled to the write word line (Figure 3, gate of 20 coupled to WRITE WL), and wherein the write word line is pulled from a logic high voltage to a logic low voltage to write data into the DRAM cell (Figure 4), and wherein the read word line, the read bit line and the write word line are held at a logic high voltage to hold data within the DRAM cell (Figure 4), and

Application/Control Number: 10/749,734 Page 4

Art Unit: 2827

wherein the data written into the DRAM cell corresponds to the voltage level of the write bit line (Figure 4), and wherein a voltage level of the storage node converges to logic high due to edge leakage current (Figures 2), and wherein the IC comprises a central processing unit, and at least one input/output module coupled to the central processor unit, and wherein the memory is coupled to the IC via the communication channel (Column 1, lines 10-27).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thong Q. Le whose telephone number is 571-272-1783. The examiner can normally be reached on 8:00am-5:00pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hoai V. Ho can be reached on 571-272-1777. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Thong Q. Le Primary Examiner Art Unit 2827

Thoyle

THONG LET.
PRIMARY EXAMINER